


# DUAL INTELLIGENT POWER LOW SIDE SWITCH

- DUAL POWER LOW SIDE DRIVER WITH 2 x 5A
- LOW R<sub>DSON</sub> TYPICALLY 200mΩ @ T<sub>J</sub> = 25°C
- INTERNAL OUTPUT CLAMPING DIODES V<sub>FB</sub>=50V FOR INDUCTIVE RECIRCULATION
- LIMITED OUTPUT VOLTAGE SLEW RATE FOR LOW EMI
- µP COMPATIBLE ENABLE AND INPUT
- WIDE OPERATING SUPPLY VOLTAGE RANGE 4.5V TO 45V
- REAL TIME DIAGNOSTIC FUNCTIONS
  - OUTPUT SHORTED TO GND
  - OUTPUT SHORTED TO VSS
  - OPEN LOAD
  - LOAD BYPASS
  - OVERTEMPERATURE
- DEVICE PROTECTION FUNCTIONS
  - OVERLOAD DISABLE
  - REVERSE BATTERY UP TO -16V @ Vs
  - THERMAL SHUTDOWN


## **MULTIPOWER BCD TECHNOLOGY**



#### DESCRIPTION


The L9386MD is a monolithic integrated dual low side driver realized in an advanced Multipower-BCD mixed technology. It is especially intended to drive valves in automotive environment. Its inputs are  $\mu P$  compatible for easy driving. Particular care has been taken to protect the device against failures, to avoid electro-magnetic interferences and to offer extensive real time diagnostic.

### **BLOCK DIAGRAM**



September 2003 1/10

## PIN CONNECTION (Top view)



# ABSOLUTE MAXIMUM RATINGS (no damage or latch)

Symbol	Parameter	Value	Unit
$VS_{DC}$	DC supply voltage	-16 to 45	V
$VS_{TR}$	Transient supply voltage ( t ≤ 500ms )	60	V
$V_{IN,EN}$	Input voltage (   ≤   10mA   )	-1.5 to 6	V
$VD_{DC}$	Diagnostic DC output voltage (   ≤   50mA   )	-0.3 to 16	V
$VO_{DC}$	DC output voltage	45	V
$VO_{TR}$	Transient output voltage ( $R_L \ge 4\Omega$ )	60	V
lo	Output load current	internal limited	
I <sub>OR</sub>	Reverse output current limited by load	-4	Α
EO	Switch-off energy for inductive loads ( $t_{EO} = 250\mu s$ , T = 5ms)	50	mJ
T <sub>jEO</sub>	Junction temperature during switch-off $\sum t = 30 \text{min}$	175	°C
Tį	Junction temperature	-40 to +150	°C
Ta	Storage temperature	-55 to +150	°C

## **THERMAL DATA**

Symbol	Parameter	Value	Unit
T <sub>jDIS</sub>	Thermal disable junction temperature threshold	160 to 190	°C
R <sub>th i-pins</sub>	Thermal resistance junction to pins	14	°C/W

**ELECTRICAL CHARACTERISTICS** (Operating Range) - The electrical characteristics are valid within the below defined operative range, unless otherwise specified.

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Board supply voltage		4.5	12	32	V
V <sub>D</sub>	Stabilized diagnostic output voltage		-0.3	5	16	V
Tj	Junction Temperature		-40		150	°C

# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Condition	Value T <sub>i1</sub>			Unit	
			Min.	Тур.	Max.		
IS <sub>SB</sub>	Static standby supply current	b) c) V <sub>EN</sub> = L, VO ≤ VO <sub>uv</sub>		0.73	1.5 15	mA mA	
IS	DC supply current	b) c) V <sub>EN</sub> = V <sub>IN</sub> = H		1.3	5 15	mA mA	
$VD_L$	Diagnostic ouput low voltage	b) I <sub>D</sub> = 2mA c) I <sub>D</sub> = 1mA		0.35	0.5	V	
ID <sub>LE</sub>	Diagnostic output leakage current	VS = 0V or $VS = open$ ; $VD = 5.5V$ $T_j \le 125$ °C		0.1	2	μΑ	
ID	Diagnostic output current capability	VD ≤ 16V DIAG = L	2	6	30	mA	
VO <sub>UV</sub>	Open load voltage threshold	$V_{EN} = X$ , $V_{IN} = L$	0.51 x VS	0.55 x VS	0.59 x VS	V	
ΔVO <sub>UV1,2</sub>	Open load difference voltage threshold	b) VEN = X, $V_{IN1,2}$ = L $VS \ge VO_C \ge VO_{UV}$ $VO_C$ = output voltage of other channel	VO <sub>C</sub> - 0.9V	VO <sub>C</sub> - 1.25V	VO <sub>C</sub> - 1.6V	V <sup>1)</sup>	
		c)	VO <sub>C</sub> - 0.7V	VO <sub>C</sub> - 1.25V	VO <sub>C</sub> - 1.8V	V	
IO <sub>UC</sub>	Open load current threshold	a) $V_{EN} = V_{IN} = H$ c)	100 20	320	480	mA mA	
IO <sub>OC</sub>	Over load current threshold	b)	5	7		Α	
VO <sub>CL</sub>	Output voltage during clamping	IO <sub>CL</sub> ≥ 100mA	45	52	60	V	
S <sub>ON,OFF</sub>	Output (fall, rise) slew rate	a) Fig. 2	200	1500	3200	V/ms	
R <sub>IO</sub>	Internal output pull down resistor	$V_{EN} = L$	10	20	40	ΚΩ	
$R_{DSON}$	Output on resistance	VS > 9.5V IO = 2A $T_j = 25^{\circ}C$ $T_j = 150^{\circ}C$		200	300 500	$m\Omega$	
V <sub>(EN,IN)L</sub>	Logic input low voltage	I <sub>EN, IN</sub>   ≤ 10mA b) c)	-1.5 -1.5		1 0.5	V	
$V_{(EN,IN)H}$	Logic input high voltage		2.2		5.5	V	
$V_{(EN,IN)hys}$	Logic input hysteresis		0.2	0.4	1	V	
I <sub>EN</sub>	Enable input sink current	$1V \le V_{EN} \le 5.5V$	10	30	60	μΑ	
I <sub>IN</sub>	Logic input sink current	$1V \le V_{IN} \le 5.5V$	40	95	180	μΑ	
t <sub>D ON</sub>	Output delay ON time	a) Fig. 2		4	25	μs	
t <sub>D OFF</sub>	Output delay OFF time	a) Fig. 2	5	15	30	μs	
t <sub>D H-L, Diag.</sub>	Diag. delay output OFF time	a) Fig. 2	5	30	65	μs	
t <sub>D IOu</sub>	Diagnostic open load delay time	a) Fig. 4		8	50	μs	
t <sub>DOL</sub>	Diagnostic overload delay switch-off time	a) Fig. 1	50	160	300	μs	


a)  $9V \le V_S \le 16V$  (Nominal operating range)  $R_L \le 6\Omega$ ,  $I_O \le IO_{OC}$  b)  $6.5V \le V_S \le 16V$  (Diagnostic operation range) c)  $4.5V \le V_S < 6.5V$  and  $16V < V_S \le 32V$  (Extended operation range) 1) Limit under evaluation.

**DIAGNOSTIC TABLE** (Operating range:  $4.5V \le V_S \le 32V$ )

Cond	litions	EN	IN	Out	Diag.
Normal function		L	X	off	L
		Н	L	off	L
			Н	on (*)	Н
GND short	$VO_{typ} < 0.55V$	L	X	off	Н
Load bypass	$\Delta$ VO <sub>1,2</sub> ≥ 1.25V	Н	L	off	Н
Open load	IO <sub>typ</sub> < 320mA	Н	Н	on (*)	L
T <sub>j typ</sub> ≥ 175°C	$T_{i typ} \ge 175^{\circ}C$		L	off	Н
Oertemperature (**)		X	Н	off	L
Latched Over load IO <sub>min</sub> > 5A		X	Н	off	L
Reset over load latch		Х		D.C.	D.C.

<sup>(\*)</sup> for  $4.5V \le VS < 6.5V$ ,  $IO \le 2A$  diag. table is valid.

Figure 1: Diagnostic overload delay time



<sup>(\*\*)</sup> If one diag. status shows the overtemp. recognition, in parallel this output will be switched OFF internally. The corresponding channel should be switched OFF additional by its Input or ENABLE signal, otherwise the overload latch will be set after t<sub>DOL</sub> is passed. This behaviour will be related to the overdrop sensing which will be used as over load recognition.

Figure 2: Output slope.




Figure 3: Block diagram - Open load voltage detection.





Figure 4: Logic diagram.



#### **CIRCUIT DESCRIPTION**

The L9386MD is a dual low side driver for inductive loads like valves in automotive environment. The device is enabled by a common CMOS compatible ENABLE high signal. The internal pull down current sources at the ENABLE and INPUT pins protect the device in open input conditions against malfunctions. An output slope limitation for du/dt is implemented to reduce the EMI. An integrated active flyback voltage limitation clamps the output voltage during the flyback phase to 50V.

Each driver is protected against short circuit and thermal overload. In short circuit condition the output will be disabled after a short delay time  $t_{DOL}$  to suppress spikes. This disable is latched until a negative slope occure at the correspondent input pin. The thermal disable for  $T_J > 175^{\circ}\text{C}$  of the output will be reseted if the junction temperature decreases about 20°C below the disable threshold temperature.


For the real time error diagnosis the voltage and the current of the outputs are compared with internal fixed values VOUV for OFF and IOUC for ON conditions to recognize open load ( $R_L \ge 20K\Omega$ ,  $R_L > 38\Omega$ ) in ON and OFF conditions. The diagnostic **Figure 5:** Application circuit diagram.

operates also in the extended supply voltage rang of  $4.5V \le VS \le 32V$ .

Also the output voltages VO<sub>1,2</sub> are compared against each other in OFF condition with a fixed offset of  $\Delta VO_{UV~1,2}$  to recognize GND bypasses. To suppress mail  $\Delta VO$  diagnoses during the flyback phases of the compared output, the  $\Delta VO$  diagnostic includes a latch function. Reaching the flyback clamping voltage VO<sub>C</sub> the diagnostic signal is reseted by a latch. To activate again this kind of diagnostic a low signal at the correspondent INPUT or the ENABLE pin must occur (see also Fig.3).

The diagnostic output level in connection with different ENABLE and INPUT conditions allows to recognize different fail states, like overtemp, short to VSS, short to GND, bypass to GND and disconnected load (see also page 7 diagnostic table).


The diagnostic output is also protected against short to  $UD_{max}$ . Oversteping the over load current threshold  $IO_0$ , the output current will be limited internally during the diagnostic overload delay switch-off time  $t_{DOL}$ .




4

				•		
DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	2.35		2.65	0.093		0.104
A1	0.1		0.3	0.004		0.012
В	0.33		0.51	0.013		0.020
С	0.23		0.32	0.009		0.013
D	12.6		13	0.496		0.512
Е	7.4		7.6	0.291		0.299
е		1.27			0.050	
Н	10		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.4		1.27	0.016		0.050
K	0° (min.)8° (max.)					

# OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

#### STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

77